46258

8

## BT-6/M-24

## VERILOG HDL .

Paper: EC-306A

Time: Three Hours]

[Maximum Marks: 75

**Note:** Attempt *five* questions in all, selecting at least *one* question from each unit.

## UNIT-I

- 1. (a) Discuss the conventional approach to digital design.
  - (b) Explain scalars and vectors with illustrations. 7
- 2. (a) Write about "Module" in details.
  - (b) List and explain various numbers used in Verilog HDL.

## UNIT-II

3. (a) Using Gate level modelling, write and explain Verilog program for A-O-I gate circuit: 8




Fig 1: A-O-I gate circuit

	(b)	Explain functional bifurcation in details.	7
4.	(a)	Using Gate level modelling, write and expla Verilog program of 4:16 decoder.	in 8
520	(b)	Explain case statement with an example.	7
340 8		UNIT-III	
5.	(a)	Describe delays and continuous assignments detail.	in 8
	(b)	List and explain various types of basic transist switches.	or 7
6.	(a)	List and explain various types of operators used Verilog HDL.	in 8
	(b)	Describe instantiations with strengths and delays	3.
			7
	5 8	UNIT-IV	
7.	(a)	Explain the concept of functions with examples.	8
	(b)	Write a note on compiler directives.	7
8.	(a)	Explain the concept of tasks with examples.	8
	(b)	Write a note on hierarchical access.	7